IC600BF827 New In Stock! GE Fanuc

http://www.pdfsupply.com/automation/ge-fanuc/ge-series-six-6/IC600BF827

Ge Series Six 6 1-919-535-3180

In Stock! High Speed Counter Module IC600B IC600BF

www.pdfsupply.com

Email: sales@pdfsupply.com

FEATURES	BENEFITS
Accepts many types of counting input Quadrature encoder Digital tachometer Transistor/photo switch Mechanical contacts	Provides direct and isolated inputs for multiple types of field devices
Counting rate to 50KHz XI, X2, X4 count input for quadrature input to 200KHz Maximum count: -8,388,608 to + 8,388,607	Provide high speed pulse input over wide count range, no need to cascade counters
Four external outputs Individual preset comparisons can be <, or ≥ to accumulated count Individual enable/latch functions ,500 micro-second response time Sink 250ma, TTL to 30 VDC	Control multiple field devices, for fast, high speed application
Eight internal presets for CPU use Individual preset comparisons can be <, or ≥ to accumulated count	Functions as programmable limit switch whose bits can be read by the CPU and used to control logic based on accumulated count.
Internal/External Signals for Count enable Count direction Count reset Marker Home position	Added dimensions for flexible, real world applications
Calculate the number of counts occurring during a user-defined time period.	Returns counts/timebase (velocity) value for use in digital speed regulation programs
Continued operation of counter if CPU is placed off- line or fails	Maintain accurate position count and control of con- nected loads
Built-in diagnostics, indicators and CPU status information	Detects system faults and alerts CPU logic and operator

TABLE 1, FEATURES AND BENEFITS

TABLE 2. SPECIFICATIONS

Dimensions: Circuit Board 8.15 x 11.0 x 1.20 (inches) 208 x 280 x 31 (mm)15.0V Faceplate 12.46 x 1.175 (inches)0.2V 317 x 30 (mm) Power requirements 5 VDC, 1.1A maximum Supplied by I/O rack power supply Units of Load = 19User Supplied 1 o-3ov TTL Voltage 5V + 0.20 VDC 10-30V \pm .5 VDC Ripple 100mv Ιv Current 400ma 400ma Timing Characteristics Input Pulse Rate: DC to 50KHz (square wave) Input Pulse Rate with filter selected: DC to 100Hz (square wave) Marker Pulse Width: 5 usec (minimum) Response time for outputs 1-4 to incoming pulses: 500 usec (typ) TTL Single Ended Sink Input Characteristics Maximum Input Voltage: 5.5V Minimum Turn-On Voltage: 2.0V Minimum Input Voltage: -1.5V Maximum Turn-Off Voltage: 0.8V Input Impedance: 1000 ohms (TYP) Minimum Low Level Input Current: -6.0ma (sinking)

5 Volt Differential Input Characteristics Inputs are RS422 compatible Maximum Input Voltage: \pm 15.0V Common Mode Voltage Range: \pm 7.0V Threshold Sensitivity: \pm 0.2V Input Impedance: 115 ohms (TYP.) Minimum Input Current: \pm 3.0ma

10-30V single ended source input characteristics.

Maximum Input Voltage: 33V Minimum Turn-On Voltage: 9V Minimum Input Voltage: -20V Maximum Turn-off Voltage: 2V Input Impedance: 3800 ohms (TYP)

Output Characteristics Outputs are open collector with a common clamp diode (CLP) provided for optional connection to positive source.

Pull-up resistors provided for outputs. PUl - 1100 ohm. PU2, PU3, outputs. PU4 = 4700 ohm

Maximum Supply Voltage: 30 VDC

Maximum On-State Voltage Drop: 0.4V for: I 50ma 0.70 for: 1250ma

Maximum Output Current: 250ma continuous 500ma peak for 1 second

- Operating Temperature: 0-60°C (at outside of rack)
- Storage Temperature: -20° to + 80°C
- Humidity: 5-95% (non-condensing)
- Altitude: Up to 10,000 feet above sea level

INSTALLATION

The High Speed Counter module can be installed in an I/O rack or in a Model 60 CPU rack. Before installing the module, the dual-in-line-package (DIP) switches immediately behind the card slot on the rack backplane should be set to reserve a group of 32 consecutive bits in the appropriate Input AND Output Status Tables of the CPU. For specific DIP switch settings, refer to Figure 1.

You should also set the circuit board jumpers and dip switch to configure the module for your particular application. Refer to Figure 2 for description of all user settings.

We recommend that you use the extraction/insertion tool furnished with your CPU to remove or install the circuit board. With the board in place in the rack, the edge connector on the faceplate should be slipped over the circuit board so that proper contact is made. You can then secure the faceplate to the rack using the thumbscrews at the top and bottom. Refer to Figure 3 and 4 for typical user output connections to this module. Figure 7 shows the general internal design for the four output circuits, while Figures 5 and 6 contains the general internal design for the input circuits.

WARNING

Voltages from user field devices could be present on the faceplate terminals, even if the power supply in the I/O rack is off. Care should be taken when handling the faceplate of this module or any wires connected to it.

	OUTPUT NUMBER				_	ICH ON	OUTPUT NUMBER	2 S 2 S I	OUTPUT DIP SWI NUMBER POSITI									
ſ		7	6	5	4	3		7	6	5	4	3		7	6	5	4	3
	1- 32						353-384		x		x	x	705-736	x		x	x	
	33- 64					x	385-416		x	x			737-768	X		x	x	x
	65-96				x		417-448		x	x		х	769-800	X	х			
	97-128				X	X	449-480		Х	X	x		801-832	X	X			X
ſ	129-160			X			481-512		X	X	X	X	833-864	X	x		x	
I	161-192			x		X	513-544	X					865-896	X	x		x	х
ſ	193-224			X	X		545-576	X				X	897-928	X	X	X		
ſ	225-256			X	X	X	577-608	X			X		929-960	X	x	X		X
	257-288		X				609-640	X			X	X	961-992	X	X	X	X	
	289-320		x			x	641-672	x		x			993-1024	X	х	х	х	х
ſ	321-352		x		X		673-704	x		x		x	5		(N	ΟT	US	ED)

X = Switch in OPEN Position (Depressed to the Left) Switches No. 1 and No. 2 should be in CLOSED Position

FIGURE 1. DIP SWITCH SETTINGS FOR I/O RACK




Figure 2. CONFIGURABLE USER SETTINGS (Part 1 of 3)

5

ITEM	FUNCTION FOR USER SETTINGS										
0 0 0 4 0	Faceplate with lens and 36-point connector.LED for OUT 1; when ON, indicates output 1 is energized.LED for OUT 2; when ON, indicates output 2 is energized.LED for count; when blinking, indicates pulses are being received.LED for Board OK; when ON, Board passed diagnostic test.										
ITEM	DIP SWITCH	FUNCTION									
6	SW1 Open* SW2 Open* SW3 Open* SW4 Closed	Input A Filter Input B Filter Input C Filter Input D Filter									
		Set to Closed position if input is connected to a device using dry contacts, or other non-solid state device.									
ITEM	JUMPERS	FUNCTION FOR USER SETTINGS									
7	JP1										
	1-2* 2-3	Run - Normal Use Factory Test									
8	JP2										
	1-2*	If the CPU RESET signal is high, the counter will continue to function, except outputs 1 thru 4 will be forced off regardless of their previous state. When the CPU once again becomes operational, the four outputs will return to their conditional state as determined by the enable/disable and latch/unlatch bits and the preset comparison state.									
	2-3	If the CPU RESET signal is high, the counter will continue to function, and will retain full control over its four outputs.									
9	JP3										
	1-2* 2-3	Not Used Not Used									

* Factory Setting

FIGURE 2. CONFIGURABLE USER SETTINGS (PART 2 OF 3)

ITEM	DIP SWITCH	FUNCTION
(10)	JP4	
0	1-2*	Encoder mode - Quadrature Encoder with optional marker
	2-3	Counter mode - Square wave pulse input
(11)	JP5	
	1-2* 2-4 2-3	X1 for quadrature encoder input X2 for quadrature encoder input X4 for quadrature encoder input
		Must be set to X1 when in counter mode
12(13)	JP6 JP10	
	1-2* 1-2* 1-2 2-3	Input A - 5V differential Input A - TTL single ended
	2-3 2-3	Input A - 10-30V single ended
(14)(15)	JP7 JP11	
	1-2* 1-2* 1-2 2-3	Input B - 5V differential Input B - TTL single ended
	2-3 2-3	Input B - 10-30V single ended
(16)(17)	JP8 JP12	
	1-2* 1-2* 1-2 2-3	Input C - 5V differential Input C - TTL single ended
	2-3 2-3	Input C - 10-30V single ended
18(19)	JP9 JP13	
	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	Input D - 5V differential Input D - TTL single ended
	2-3 2-3	Input D - 10-30V single ended

* Factory Setting

FIGURE 2. CONFIGURABLE USER SETTINGS (PART 3 OF 3)




Figure 3. HIGH SPEED COUNTER - ENCODER MODE APPLIED TO CARRIAGE POSITION CONTROL




Figure 4. HIGH SPEED COUNTER - COUNTER MODE APPLIED TO LENGTH MEASUREMENT CONTROL





Figure 5. TYPICAL DIFFERENTIAL INPUT LOGIC DIAGRAM



INPUT A	JUM JP6	PERS JP10
DIFFERENTIAL	1-2	1-2
TTL	1-2	2-3
10-30 VDC	2-3	2-3

Figure 6. TYPICAL PULSE INPUT LOGIC DIAGRAM




Figure 7. OUTPUT LOGIC DIAGRAM

HARDWARE INTERFACE

All external wiring connections to the High Speed counter module are made via the 36point terminal connector on the module faceplate. Table 3 details the function of each terminal point. Please note that all terminals with the same name (i.e. COM, + 5V, +HV, SHD) are internally

connected when the terminal strip is connected to the printed circuit board, If shielded cable is used, system earth ground is provided via faceplate to chassis connection and the grounding of the chassis enclosure. For typical wiring diagrams refer to Figure 3 and 4.

TERMINAL NUMBER	NAME	FUNCTION
1,2,3	СОМ	Common ground connection.
4,5,6,7	+5v	User power supply positive connection for 5V operation.
8, 9, 10, 11	+HV	User power supply positive connection for 10-30V operation.
12	CLP	Clamp diode connection. Protects outputs from inductive kick-back from the load. The CLP terminal should be jumpered to the positive side of the output power supply.
13 14	01 PUI	Open collector sink output. TTL compatible up to 50ma. Outputs can sink 250 ma. continuous, 500 ma. peak. The maximum supply voltage is 30V. If the PUI terminal is connected to the positive terminal of the output supply, the output will be pulled up through a 1100 ohm resistor. This output can drive the Series Six interrupt input board using a 24-30V power supply.
15 16	02 PU2	Open collector sink output. TTL compatible up to SOma. Outputs can sink 250 ma. continuous, 500 ma. peak. The maximum supply voltage is 30 V. If the PU2 terminal is connected to the positive terminal of the output supply, the output will be pulled up through a 4700 ohm pull-up resistor.
17 18	03 PU3	Open collector sink output. TTL compatible up to 50 ma. Outputs can sink 250 ma. continuous, 500 ma. peak. The maximum supply voltage is 30V. If the PU3 terminal is connected to the positive terminal of the output supply, the output will be pulled up through a 4700 ohm pull-up resistor.
19 20	04 PU4	Open collector sink output. TTL compatible up to 50 ma. Outputs can sink 250 ma, continuous, 500 ma. peak. The maximum supply voltage is 30V. If the PU4 terminal is connected to the positive terminal of the output supply, the output will be pulled up through a 4700 ohm pull-up resistor.
21 22	AH AL+	These terminals form the IN A input. The settings of JP6 and JP10 determine the input type (see Figure 2).
2 3	AL-	In the COUNTER mode IN A is used for the incoming square wave pulses.
24	SHD	In the ENCODER mode this input is used for quad A of the encoder.

TABLE 3. TERMINAL WIRING DESCRIPTION

TERMINAL NUMBER	NAME	FUNCTION
25	ВН	These terminals form the IN B input. The settings of JP7 and JP1 1 deter- mine the input type (see Figure 2).
26	BL+	In the COUNTER mode these terminals are used for the count direction
27	BL-	control. With no signal applied the count direction is UP. If the direction
28	SHD	is to be controlled via software, the input should be disabled, or not connected. Up.Down is controlled in software by bit 10 of the Discrete command (see Figure 9).
		In the ENCODER mode this input is used for quad B of the shaft encoder.
2 9	СН	These terminals form the IN C input. The settings of JP8 and JP12 determine the input type (see Figure 2).
30	CL+	
31	CL-	In the COUNTER mode these terminals are used as a counter enable control. With no signal applied the counter is ENABLED. If the counter enable is to be controlled by software command, IN C should be
32	SHD	disabled, or not connected. Enable/Disable is controlled in software by Bit 9 of the Discrete Command (see Figure 9).
		In the ENCODER mode this input is used for the marker pulse of the shaft encoder. If there is no marker present then no connection should be made to this input
33	DH	These terminals form the IN D input. The settings of JP9 and JP13 deter- mine the input type (see Figure 2).
34	DL+	In the COUNTER mode the IN D input is used to reset the counter. The
3 5	DL-	reset function forces the accumulated count to the Lower Count Limit. The reset condition will exist as long as the IN D signal is asserted. With
36	SHD	no signal applied the counter is NOT RESET. The count can also be reset by software command. IN D should be disabled or not connected if soft- ware control is used. Reset is controlled in software by Bit 19 of the Dis- crete Command (see Figure 9).
		In the ENCODER mode the IN D input is used to establish home position. When the HOME command is active and the IN D limit switch is asserted, the next marker pulse will cause the accumulated count to be set to the home position value. After the marker occurs, incoming pulses will be counted, and will represent an offset from HOME position.

TABLE 3. TERMINAL WIRING DESCRIPTION (CONTINUED)

GENERAL DESCRIPTION OF OPERATION

The intelligent High Speed Counter module receives cornmand data from the Series Six CPU logic program and returns count and status data to the CPU. These data transfers requires 32 input and 32 output points. There are also four input circuits and four output circuits for connection to field devices. Refer to Table 3 for a full description of each.

The High Speed Counter card has two basic modes of operation (counter or encoder) which are selectable by means of a jumper. The functions of the inputs depends on the mode of operation selected.

In the Counter mode the inputs are defined as follows:

- INA Pulse Input: connected to the pulses to be counted.
- INB Direction Input: controls the direction of counting.
- INC Enable/Disable Input: used to enable or disable counting.
- IND Reset Input: sets the Accumulate register to the Lower Count Limit and inhibits counting while active.

In the Encoder mode the inputs have the following meanings:

- INA Quad A Input: connected to channel A of the quadrature encoder.
- INB Quad B Input: connected to channel B of the quadrature encoder.
- INC Marker Input: connected to the marker channel of the encoder.
- IND Limit Switch Input: used to establish True Home Position.

Each input is provided with a selectable filtering network. When the filter is selected, the frequency response of the input is limited to 100Hz (square wave). The filter is normally used for debouncing mechanical contacts.

When the ENCODER mode is selected, one of three counting rates: XI, X2, or X4 can be jumper selected by the user. When the COUNTER mode is selected, the jumper must be placed in the XI position. Figure 8 shows the effect of this jumper selection for when quadrature encoders are used.




FIGURE 8. QUADRATURE PULSE COUNTING

The module contains an 8 bit counter which is read by the counter software and used to maintain a 24 bit Accumulate register. The counting range of this register is -8,388,608 to +8,388,607. Negative values are kept as 2's complement. The user can define the upper and lower counting limits anywhere within this range (the Upper Count Limit minus the Lower Count Limit must be greater than 128). When counting up, the Accumulate register will be set to the Lower Count Limit after reaching the Upper Count Limit plus one. When counting down, the Accumulate register will be set to the Upper Count Limit when reaching the Lower Count Limit minus one.

The four outputs are open collector transistors which can provide TTL compatible levels. Individual pull-up resistors are provided to allow outputs to drive TTL or CMOS logic without the use of external resistors. When used in the open collector configuration, the outputs can sink 250 ma. of current and can accept up to 30V. The output circuitry is optically isolated and detailed in Figure 7. The state of each of the four outputs is determined by a combination of five factors:

- 1. Preset/Accumulate Relationship (< , \geq)
- 2. Comparison Sense (Command # 35)
- 3. Disable/ Enable (Discrete Command)
- 4. Unlatch/Latch (Discrete Command)
- 5. Previous State of Output

How these factors control an output is shown in Table 4.

NOTE

Once an output has been turned on through the conditions described in Table 4, it can be latched on using discrete commands 15-18 (Refer to Figure 9). Once an output is latched on it will remain on regardless of changes in the Disable/Enable or Preset Comparison function. The output will not be turned off until it is unlatched, and the conditions in Table 4 are appropriate.

Accumulate <, ≥ Preset	Comparison Sense (CMMD # 35)	Preset* Comparison Function	Disable/ Enable	output State
<	0 0 0	0 1 0 1	0 0 1 1	0 0 0 1
< M ∧ W		1 0 1 0	0 0 1 1	0 0 1 0

TABLE 4. OUTPUT STATE TABLE

Result of Preset Comparison is determined by the comparison sense (Command # 35), and the Preset/Accumulate relationship ($<, \geq$).

When configured for open collector operation, outputs can be paralleled. In conjunction with the preset compare and enable/disable functions, custom ON/OFF switching patterns can be established. It should be noted that the counter does not monitor the state of the outputs. Therefore, if a failure in that circuitry should occur, the CPU delete "system" will not be aware of it.

In addition to the four outputs, the counter module provides eight programmable Internal Preset registers. CPU logic can download preset limits which are then compared to the accumulated count with the resultant state (true or false) returned to the CPU.

Because the counter is an intelligent module, it is capable of continued operation regardless of the operating state of the CPU. This feature is selectable via a jumper and is conditioned upon the module being previously downloaded with preset data from the CPU and the I/O rack and external power supplies being operational.

An external user-furnished power supply is required to support the delete "field" isolated Input and Output logic. The power supply may be 5 VDC or 10-30 VDC. If this, or the rack power supply should lose power, the module must be reloaded from the CPU. An appropriate status bit will be set.

CPU INTERFACE

Communications between the High Speed Counter module and the Central Processor Unit (CPU) is accomplished via 32 consecutive input and output bits. (I/O address selection is discussed under Installation.) Command and preset data is transferred from the CPU to the counter module, while board status, output status, accumulated count, or counts/time-base is returned from the counter to the CPU. A two way data transfer will occur with every CPU I/O scan.

Since data is only transferred between the CPU and the counter in the I/O scan, the user needs to consider carefully the use of the Suspend I/O instruction. The counter will continue operation without communication to the CPU when the I/O is suspended, but it will not be able to apprise the CPU of its status. In similar context, use of the DO I/O instruction, which could poll the counter too frequently, would tend to cause the module to respond slowly to the degree that it may miss a pulse. To prevent this, a minimum of 6 msec should elapse between I/O scans that use the I/O addresses of the counter.

DATA SENT FROM SERIES SIX CPU

The first 8 bits or the first byte of data transferred from the CPU to the counter is referred to as the Command Byte (CB), while the remaining 24 bits or 3 bytes are referred to as the Command Data Bytes. This data uses 32 bits of the CPU output table.

	-									CON	ими	AND I Ci	DAT DB	ΑB	YTE	s —										1		— c	сом	MAN C	D E B	ЗҮТЕ	-	-
			4	TH	BYI	ΤE				3RD BYTE										2ND BYTE									1 ST BYTE					
	3 2	3 1	3 0	2 9	2 8	2 7	2 6	2 5			2 2	2 2 2 2 1	2 0	1 9	1 8	1 7		1 6	1 5	1 4	1 3	1 2	1 1	1 0	9		8	7	6	5	4	3	2	1
terp	rete	ed	by	the	e c	oun	iter	ba Com	comm sed mand	up B	on yte.	the				d	W	EEP	2-		-			- sv	VE	EP 3			-					
									LOC	SIC		1	/0		L	.OGIC	2			/0			LO	GIC			I/C)]					

- If the CPU issues a command in Sweep 1 that requires a specific type of data to be returned, that data will be returned in Sweep 2, and be available for logic solutions in Sweep 3.
- If a command is issued that does not request return data, the previously requested data will continue to be returned.
- If a command generates an error, that Error Code will be returned in the next I/O sweep. Subsequent sweeps will return data that was previously requested.

- A CPU SUSPEND I/O function will stop all communications to the counter module while allowing it to continue in full operation.
- A CPU DO I/O function, which addresses a specific counter, can be used to download system parameters. However, communications with the counter must not occur more often than every 6 milliseconds.

COMMAND BYTE (CB)

The Command Byte contains a Command Number that is used to set up the operational characteristics of the High Speed Counter. CPU logic selects the Command Number to be executed in the counter module and places that number in the Command Byte. One command is executed per I/O scan. Once card set up is complete, the Command Number is usually set to zero. The Command Data Bytes contain the information necessary to complete the execution of the command specified. Table 5 contains a list of all the commands along with a detailed description.

TABLE 5, COMMAND NUMBER

COMMAND	NUMBER	
DECIMAL VALUE	HEX VALUE	DEFINITION OF COMMAND
0	00	DISCRETE COMMANDS · Interpret data bits (9-32) as discrete commands as detailed in Figure 9.
1	01	RESET CARD · Accumulated count and preset register are set to zero; outputs are turned off and board returned to initial default conditions, diagnostic tests are run, if tests are passed, the heartbeat will toggle and the Power-Up Bit of the Status Byte will be set; all commands except the Reset Card command will be ignored until this Power-Up Bit is cleared by Command 6. If the diagnostic tests fail an error code will be returned on the next I/O scan and the Board OK LED is turned off.
2	02	CONTINUE · This is a null command and the counter will continue to operate in the previously commanded mode. When used, this command improves counter processing time.
3	03	RETURN DISCRETE COMMAND · Return data bits (9-32) of Last Discrete Command (CB =0) sent as detailed in Figure 11.
4	04	HOME POSITION · Used only in encoder mode. (Refer to Figure 13.) Data bytes will contain value of Home Position location, all outputs are disabled and unlatched, the Home Position Bit in the returned Status Byte is cleared and incoming count pulses are ignored, On first Marker Pulse (Input C) after Home Limit Switch signal (Input D) is received: Home Position value is loaded into accumulate register, incoming pulses will ADD/SUBTRACT from accumulate register to track offset from Home Position, Home Position bit (SB=5) is set, and outputs remain disabled. If, in Encoder Mode, Home Position Value is outside the Upper or Lower Count Limit, or if another command is issued while the Home Command Bit is set, an error code will be returned. This command is active until Home Position is found or Abort Home Position (CB=5) or Reset Card (CB= 1) is issued.
5	05	ABORT HOME POSITION COMMAND \cdot Used only in Encoder Mode; cancels Command 4; count pulses are again accepted while outputs are held disabled. Outputs must be re-enabled via the Discrete Command (CB =0). Since Home Position was not established and counting was disabled, the Accumulate Register value should be used with caution. If not in the Counter Mode or if the Home Position (Command 4) is not active, an error code will be returned.
6	06	CLEAR POWER-UP BIT \cdot Sets Bit 2 of Status Byte to zero; this bit must equal zero for the counter module to accept any command other than Reset Card (CB= 1); bit will be set on power-up, external power supply failure, or after Reset Card command is issued.
7 thru 15	07 thru OF	Reserved for future use.

TABLE 5. COMMAND NUMBER (CONTINUED)


COMMANL		
DECIMAL VALUE	HEX VALUE	DEFINITION OF COMMAND
16	10	LOAD OUTPUT 1 PRESET REGISTER from Command Data Bytes
17	11	LOAD OUTPUT 2 PRESET REGISTER from Command Data Bytes
18	12	LOAD OUTPUT 3 PRESET REGISTER from Command Data Bytes
19	13	LOAD OUTPUT 4 PRESET REGISTER from Command Data Bytes
20	14	LOAD INTERNAL PRESET REGISTER 1 from Command Data Bytes
21	15	LOAD INTERNAL PRESET REGISTER 2 from Command Data Bytes
2 2	16	LOAD INTERNAL PRESET REGISTER 3 from Command Data Bytes
2 3	17	LOAD INTERNAL PRESET REGISTER 4 from Command Data Bytes
24	18	LOAD INTERNAL PRESET REGISTER 5 from Command Data Bytes
2 5	19	LOAD INTERNAL PRESET REGISTER 6 from Command Data Bytes
26	1A	LOAD INTERNAL PRESET REGISTER 7 from Command Data Bytes
27	1B	LOAD INTERNAL PRESET REGISTER 8 from Command Data Bytes
		If Preset Value is above the Upper Count Limit or below the Lower Count Limit, an error code will be returned and, the command will not be executed. Counter op- eration remains unchanged. Default value upon power-up is zero.

TABLE 5.COMMANDNUMBERS (CONTINUED)

COMMANC		
DECIMAL VALUE	HEX VALUE	DEFINITION OF COMMAND
2 8 thru 3 1	1C thru 1F	Reserved for future use.
32	20	LOAD ACCUMULATE REGISTER from Command Data Bytes-If new Accu- mulate Value is above the Upper Count Limit or below the Lower Count Limit, an error code will be returned and, the command will not be executed. Counter oper- ation remains unchanged, Default value upon power-up is zero.
3 3	21	LOAD UPPER COUNT LIMIT from Command Data Bytes-If Upper Count Limit minus the Lower Count Limit is less than 128, an error code will be returned and, the command will not be executed. Counter operation remains unchanged. Default value upon power-up is 8,388,607 or 7FFFF(HEX).
34	22	LOAD LOWER COUNT LIMIT from Command Data Bytes-If Upper Count Limit minus the Lower Count Limit is less than 128, an error code will be returned and, the command will not be executed. Counter operation remains unchanged. Default value upon power-up is zero. Lower count limit is -8,388,608 or 800000 (HEX).
35	23	LOAD PRESET COMPARISON SENSE · Interpret Command Data Bytes (bits 9-32) as detailed in Figure 10.
36	24	LOAD TIME BASE from Command Data Bytes-Sets time base in milliseconds for measurement of count pulses/ time base for use in velocity feedback. If time base is set outside of range 1 to 65,535 (milliseconds), an error code will be re- turned and, the command will not be executed. Counter operation remains unchanged.
37 thru 47	25 thru 2F	Reserved for future use.
2		

COMMANL : DECIMAL VALUE	NUMBER HEX VALUE	DEFINITION OF COMMAND
VALUE	VALUE	
48	30	RETURN OUTPUT 1 PRESET REGISTER
49	31	RETURN OUTPUT 2 PRESET REGISTER
50	32	RETURN OUTPUT 3 PRESET REGISTER
51	33	RETURN OUTPUT 4 PRESET REGISTER
52	34	RETURN INTERNAL PRESET REGISTER 1
53	35	RETURN INTERNAL PRESET REGISTER 2
54 55	30	RETURN INTERNAL PRESET REGISTER 3 RETURN INTERNAL PRESET REGISTER 4
56	38	RETURN INTERNAL PRESET REGISTER 5
57	39	RETURN INTERNAL PRESET REGISTER 6
58	3 A	RETURN INTERNAL PRESET REGISTER 7
59	3 B	RETURN INTERNAL PRESET REGISTER 8
60 thru 63	3c thru 3F	Reserved for Future Use
64	40	RETURN ACCUMULATE REGISTER (CB = 32)
6 5	4 1	RETURN UPPER COUNT LIMIT (CB=33)
66	42	RETURN LOWER COUNT LIMIT (CB=34)
67	43	RETURN PRESET COMPARISON SENSE (CB=35)
68	44	RETURN TIME BASE (CB=36)
69 thru 255	45 thru 7F	Reserved for future use

TABLE 5. COMMAND NUMBERS (CONTINUED)




* Default conditions on power-up

NOTE

The High Speed Counter will interrupt and act upon each bit every time this data set is received from the CPU. The module will execute, for function bits 20, 21, 22 only, the lowest bit number function if more than one bit is set.

> Figure 9. DISCRETE COMMAND FORMAT COMMAND BYTE EQUALS ZERO (CB=0)



GEK-83545

The Load Preset Comparison Sense command (CB = 35) establishes the True. False (1/0) comparison sense between the accumulate and the twelve presents in the counter module. Output # 9 through # 20 set the sense for the eight internal and four output presets. If the output is off (0), the respective preset comparison function will be true (1) when the accumulated count is greater than or equal (\geq) to the preset. If the output is on (1), the preset comparison function will be true when the accumulated count is less than (<) the preset. The following chart illustrates this concept.

Figure 10. PRESET COMPARISON SENSE

ACCUMULATED COUNT <, ≥ PRESET	COMPARISON SENSE	PRESET COMPARISON FUNCTION
<	OFF (0)	FALSE (0)
	OFF(0)	TRUE (1)
<	ON (1)	TRUE (1)
3	ON (1)	FALSE (0)

NOTE (Continued)

In the case of outputs, the output will be turned on when the Preset Comparison function is true if it has been enabled (Refer to Table 4, and Figure 9). When the Preset Comparison function is no longer true, the output will be turned off, unless it has been latched (Refer to Figure 9).

The state of all Preset Comparison functions (FALSE = 0, TRUE = 1), can be returned to CPU User Logic by giving the module discrete command # 21, return state of Preset Comparison functions (Refer to Figures 9, and 11).

Figure 10. PRESET COMPARISON SENSE (Continued)


DATA RETURNED TO SERIES SIX CPU

The first 8 bits, or the first byte of data, transferred to the CPU from the counter is referred to as the Status Byte, while the remaining 24 bits or 3 bytes are referred to as

the Returned Data Bytes. This data uses 32 bits of the CPU Input Table.

	RDB		SB
4TH BYTE	3RD BYTE	2ND BYTE	ISTBYLE
3 3 3 2 2 2 2 2 2 2 1 0 9 8 7 6 5	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	8 7 6 5 4 3 2 1

Information contained in the Returned Data Bytes is that data which was requested via the Command Number contained in the Command Byte issued during the previous I/O scan. The previously requested data type will be returned every I/O scan unless a new type of return data is requested. Default returned data on power-up is the accumulated count value.



The Status Byte (SB) contains information pertaining to the current operating status of the High Speed Counter. This byte is updated and returned to the CPU every I/O scan. Definition of the Status Byte bits is as follows.

Bit 1 - HEARTBEAT: This bit indicates if the board is functional. It is toggled every time an I/O scan occurs except during power-up diagnostics, Any failures of counter diagnostics will stop the heartbeat.

Bit 2 · POWER-UP: This bit is set by the module to a one (1) whenever rack or external power is applied, either for the first time or following a power dip. On power-up, the counter will run its diagnostic tests and reset all internal data registers to their default values.

A Reset Card Command (CB = 1) from the CPU will also cause diagnostics to be executed and the Power-Up bit to be set.

All commands (except Reset Card) will be ignored until this bit is reset to zero (0) by the Clear Power-up Bit Command (CB - 6).

Bit 3 · EXTERNAL POWER SUPPLY STATUS: This bit is set to a one (1) whenever the external (user) power supply is below 4.5V. When external power fails, the Power-Up bit is set and the counter will run its diagnostic tests and reset all data registers to their default values. All commands (except Reset Card) will be ignored until the Power-Up bit is reset to a zero (0) by the Clear Power-up Bit Command (CB = 6).

Bit 4 \cdot COUNTING ENABLED: This bit, when set to a one (1) by the counter module, indicates that the counter is enabled. The Count Enable command (CB=0, bit 9) must be set to one (1) to enable counting. To Disable counting, set bit 9 to zero (0), or in the Count Mode, apply a signal to Input C.

Bit 5 HOME/DIRECTION: In the Encoder Mode this bit indicates that Home Position has been established, and is set to a one (1) when any of the following events occur:

- a. After the Home Command (CB=4) is issued, and the first Marker Pulse is received after the Home Limit Switch is reached. Refer to Figure 14.
- b. A load Accumulate command (CB=32) is issued.
- c. A Reset Accumulate to Lower Count Limit (CB=O, bit 19) is issued.


This bit is reset to zero (0) on Power-up, Reset Command (CB-O), or Home Command (CB=4).

In the Counter Mode this bit indicates the direction of count (0 = up, (1 = down). Direction is a function of Input B or the Up/Down Count command (CB=0, bit 10). Count direction is Up unless a signal is applied to Input B or CB=0, bit 10 is set to a one (1).

Bits 6, 7, 8 \cdot Returned Data Type: Interpretation of these bits indicates the type of data being returned to the CPU in the Return Data Bytes 2, 3, and 4. If an error code is returned, the command that caused the error is ignored, and count operation remains unchanged. (Refer to Table 6)

Bit 8	Bit 7	Bit 6	Data Returned
0	0	0	Accumulated Count (default on power-up)
0	0	1	Counts/Time base
0	1	0	Comparison States for Presets (see Figure 12)
0	1	1	Returned Data as requested in previous I/O scan from commands 3,48-59, 65-68
1	0	0	Error Code (see Figure 13)
1	0	1	Future Use
1	1	0	Future Use
1	1	1	Future Use

TABLE 6. RETURNED DATA TYPE



NOTE

This discrete data is returned to the CPU Input Table two sweeps after discrete command # 21 has been issued (Refer to Figure 9). Inputs 9 through 20 reflect the state of all Preset Comparison functions (Refer to Figure 10). If the Input is on (1), the Preset Comparison function is True. Conversely, if the Input is off (0), the Preset Comparison Function is False.

The state (ON/OFF) of each of the four outputs does not necessarily match the state of the Preset Comparison function. The Enable/Disable Latch/Unlatch, along with the Preset Comparison Function determine the ON/OFF status of each output (Refer to Table 4, and Figure 9).

Figure 11. COMPARISON STATES FOR PRESETS

ERROR CODES

								 	RET	URI	N DA RE		BY	TES				EF	ROF		ODE		-	4		STA	ATU S		ΥTE		-
		4	1 ТН	ΒY	ΤE					3	RD	вүт	E					:	2ND	BYI	E					1	STI	вүт	E		
3 2	3 1	3 0	2 9	2 8	2 7	2 6	2 5	2 4	2 3	2 2	2 1	2 0	1 9	1 8	1 7	1 6	1 5	1	1 3	1 2	1 1	1 0	9	8	7	6	5	4	3	2	1

When the Status Byte bits 6, 7, 8 indicate an error code is present (refer to Table 6), a binary number will be returned in the 2nd Byte indicating the particular Error Code. If a command generates an error, that command will be ignored and an Error Code will be present in the Return Data Bytes of the next I/O scan. Subsequent sweeps will return the previously requested data. Counter operation remains unchanged from its current operating mode whenever an error code is sensed. The data contained in the 3rd and 4th bytes is indeterminate. The Error Codes are as follows.


HIGH SPEED COUNTER ERROR CODES

DECIMAL VALUE	HEX VALUE	DESCRIPTION OF ERROR
VALUE 1 2 3 4 5 6 7-10	VALUE 1 2 3 4 5 6 I - A	Invalid Home Position value - The valid Home Position value should be: LCL <
		LCL < – Output (l-4) Preset < = UCL
		The command was not executed.

FIGURE 12. ERROR CODES

DECIMAL VALUE	HEX VALUE	DESCRIPTION OF ERROR
11-18	B-12	Invalid Internal Preset (I-8) Value - Internal Preset Value must lie between lower count limit and upper count limit,
		$LCL \leq Internal Preset \leq UCL$
		The command was not executed.
19	13	Invalid Accumulate Value - Valid Accumulate values are:
		LCL < = Accumulate < - UCL
		The command was not executed.
20	14	Invalid Upper Count Limit · Upper Count Limit minus Lower Count Limit should be greater than or equal to 128. The command was not executed.
2 1	15	Invalid Lower Count Limit - Upper Count Limit minus Lower Count Limit should be greater than or equal to 127. The command was not executed.
2 2	16	Invalid Time Base Value · Valid Time Base values are: 1 < = Time Base $< = 65535$
23	17	Invalid Command; Power-up Bit Set · When the power-up bit (bit 2 of the Status Byte) is set, the only commands the card will respond to are the Clear Power-up Bit command and the Reset Card command. The command was not executed.
24	18	Diagnostic Failure* - Internal RAM test failed. After error is sent heartbeat wi die. Cycle power to reset this bit,
2 5	19	Diagnostic Failure* - External RAM failed. After error is sent heartbeat will di Cycle power to reset this bit.
26	1A	Diagnostic Failure* · EPROM test failed. After error is sent heartbeat will di Must re-cycle power.
27	1B	External Power Supply Failure - External power supply has gone out of tolerance Card will go through power-up sequence, and all default conditions will be restored.
		* If the High Speed Counter fails to pass its self-diagnostic tests, reseat the module in the I/O rack and check power supplies. If the module does not respond proper replace it and return the failed unit to G.E. for repairs or call our Service Number 804-978-5747.

FIGURE 12. ERROR CODES (CONTINUED)



- 1. Set counter in Home Position Mode (CB=4). The Data Bytes will contain the numeric value of the Home Position Location. Counter outputs are turned off and incoming count pulses are ignored.
- 2. Advance guage towards the home position.
- 3. When the Home Limit Switch is tripped, a signal is received at Input D.

The next Marker Pulse (Input C) from the Encoder C) nals the True Home Position.

4. The numeric value of the Home Position Location is now loaded into the Accumulate Register and counting resumed to track offset from the True Home Position. The outputs remain disabled and must be re-enabled by the CPU program.

FIGURE 13. HOME POSITION APPLICATION

DATA DOWNLOAD USING THE REGISTER TABLE

INTRODUCTION

Since the High Speed Counter Module is capable of counting high frequency input pulses it can be used in applications involving quadrature encoders and high speed digital tachometers and photosensors. The applications include cam switch simulations, velocity measurement applications, and position tracking applications. However, before the HSC can be utilized in any application the Series Six CPU must tell the counter via command data how and when to react to the incoming pulses.

The following pages will present a method of downloading command data to the High Speed Counter card through the 32 consecutive input and output points that the module occupies in a Series 6 system. The data download routine is imbedded in a Demonstration program that uses a Series 6 with an Extended Instruction Set, 1024 registers, and an I/O Simulator Unit with a BCD display, 16 toggle switch inputs and 16 LED outputs.

With the Demonstration Program the user can enter commands into a command table. The command table is set-up within the Register Table of the CPU. The user simply types the commands into the Register Table using a Program Development Terminal (PDT) or a WorkMaster. The program will step through the Register Table transferring the commands one by one from the table to the HSC.

In the Series Six system the I/O simulator uses input and output addresses 1 through 32. The High Speed Counter card is addressed at I/O points 33 through 64. Table 7 lists all of the Inputs, Outputs and Register address references that are used in the Demonstration Program.

OPERATION

The Demonstration Program is divided into two sections: the Main Body and a Subroutine. The Main Body contains the logic that performs the power up sequence required to enable the counter. The Subroutine does the actual loading of the Command Data to the HSC module. Figures 14 and 15 illustrate the operation of the Main Body and the Subroutine, respectively, in block diagram form. The function of each logic block with the corresponding rung numbers is described below.

TABLE 7.	INPUT/OUTPUT	AND	REGISTER	ALLOCATION	CHART

Reference

01 to 16 33 to 64

R12toR14 R15, R16 R17 to R20 R21 R22 R23 R24 R25 to R64 R65

R66, R67

R74, R75


Description

1/O Simulator High Speed Counter Module I/O Simulator High Speed Counter Module Clear Power Up Bit Initiate Register Download Register Download In Progress Register Download Complete Command Byte Equals Zero Detects Zero Data Byte Commands Detects End of Register Table Update Simulator LED Outputs Indicates CB = 0 For Single Command Load Scratch Registers Stores Counts Per Time Base Scratch Registers Stores Command Byte Data Scratch Register Storage For 3rd Data Byte Pointer For Commands In the Register Table Table of HSC Commands Command Byte For Single Command Load

Data Bytes For Single Command Load

Return Data Bytes

MAIN BODY OF PROGRAM (Refer to Figure 14) Clear Power Up: This block sends CB = 6 to the HSC. The counter will only accept Command 1 (Reset Module) and Command 6 (Clear Power Up Bit) while the Power Up Bit is Bit set. Rung Numbers: 24,25 Load Discrete: The HSC outputs (in the default state) after power up are disabled. Also after power up the counter is disabled; meaning the HSC will ignore any incoming Set Up Data pulses. Here the Command Byte is set to zero (Discrete Commands) to enable the outputs and the counter. Rung Numbers: 2 - 7 Initiate: This block contains the logic that initializes the register pointer to rest at the first register in the Register Table. Also a latch is set up that controls the op-Register Load eration of the Subroutine. While Command Data is being downloaded the latch is energized: if the last register in the table has been loaded the latch de-energizes, which terminates Subroutine execution. Rung Numbers: 24,26, 28 Here a check is performed to determine if the last register in the table has been Last Register: loaded. As long as the register pointer has not reached the end of the table com-Loaded mands are downloaded to the HSC. Rung Numbers: 27 If the above check is true all commands in the table have been downloaded and the HSC Count/Outputs: Enabled and counter module will be enabled. Download Complete Rung Numbers: 28 Execute: The Subroutine is executed one time to download a single corn mand from Register Subroutine Table to the High Speed card. Rung Numbers: 29,43 - 80



SUBROUTINE (Refer to Figure 1.51

U	
Read Command:	Read the Command Byte from the register in the Register Table upon which the register pointer resides. Store the Command Byte in a buffer register. (Increment the pointer.) Rung Numbers: 44
Last Register:	This block performs a check to determine if the previously read command resides in the last register in the Register Table. Rung Numbers: 44
'0' D.B.: Command Detected	Here a check is performed to determine whether or not the command requires Data Bytes. Rung Numbers: 45 · 68
'0' Register: Value	If the command does not require any Data Bytes, check the Command Byte for a value of zero (Discrete Commands or no commands). Rung Numbers: 69, 70
Clear 1st and: 2nd D.B.	If a zero Data Byte Command is detected clear the data byte buffer registers. Rung Numbers: 70
Clear 3rd D.B.	
Read 1st and: 2nd D.B.	If the command requires data read the 1st and 2nd Data Bytes from the Register Table and store them in a buffer register. (Increment pointer.) Rung Numbers: 71
Read 3rd D.B.:	Read the 3rd Data Byte and store it in a buffer register. (Increment Pointer.) Rung Numbers: 72
Load Command: Byte	Load the Command Byte from the storage register to the Output Table. Rung Nu.mbers: 73
Load 1st and: 2nd D.B.	Move the 1st and 2nd Data Bytes from the buffer storage register to the Output Table. Rung Numbers: 73
Load 3rd D.B.:	Move the 3rd Data Byte from its buffer register to the Output Table. Rung Numbers: 73
\sim	




Figure 15. SUBROUTINE

ENTERING COMMAND DATA

The High Speed Counter commands are entered into a table that consists of a block of registers located in the CPU Register Table. In the Demonstration Program the first register in the table is R25 and the last register is R64. Each command will occupy either one or three registers depending upon the command. Commands that require no Data Bytes use one register: commands that require data use 3 registers.

For the Command Byte, the command number is entered as a single precision decimal number into the Register Table. The Data Bytes, if required, are entered as a double precision number into the next two registers in the table. The Figure 17 below illustrates how the commands would appear in the Register Table on a PDT.

TABLE 8. CPU REGISTER TABLE

]	REGIST	ER 0025					
0024 0032	00000 00000	$\begin{array}{c} 00000\\ 00000 \end{array}$	00000 0000	00000 0009999	00000 00034	00000 +0000	00000 009999	00000 00033	0017 0025	Ť
$\begin{array}{c} 0040\\ 0048\end{array}$	$\begin{array}{c} 00000\\ 00000 \end{array}$	00000 00000	$\begin{array}{c} 00000\\ 00000\end{array}$	00000 00000	+00000	00000 00000	00036 00000	00064 00 000	0033 0042	

The above illustration shows four commands. Command 33 (Load Upper Count Limit) resides in R25. Located in R26 and R27 are the Data Bytes (+ 9999) associated with CB = 33. R28 contains the command to "Load the Lower Count Limit" of the HSC (CB - 34). The data for this command is located in R29 and R30 (-9999). R33 contains a value of 64. CB = 64 (Return Accumulate Register) does not require any Data Bytes, so the next command in the table is located in R34.

NOTE

Command 64 could also have been entered into R31, and CB = 36 could have been placed in R32. If Command 36 had been placed in R32 the Data Bytes would be entered into R33 and R34.

I/O SIMULATOR

The I/O Simulator is used to activate the inputs that download the data to the HSC, latch the HSC outputs, load a single command and reset the counter module. The Series 6 CPU uses outputs on the simulator to display the count or error codes, and provide diagnostic information with the LED indicator lights. Figure 16 and Tables 7 and 8 give the simulator I/O functions.

The BCD display will display the accumulate count value of the High Speed Counter by default. If the HSC module generates an error code, the error code will be displayed.


	TABLE 9. SIMULATO	R INPUIS
Toggle Switch #		Function
11		Reset the High Speed Counter Module. Send CB = 1.
12		Clear the Power Up Bit and Download the Com- mand Table to the HSC.
13		Abort the Home Search, Send CB – 5.
14		Reset the Accumulate Count Register to its Lower Limit.
1.5 through 18		Latch/Unlatch HSC outputs 1 through 4.
19		Return Preset Comparison States.
110		Return the Counts per Time Base and Store the number of counts in R15 and 16.
111		Load the single command located in R65, R66, and R67. (R65 contains the Command Byte and R66 and R67 contains the Data Bytes.

CINITIATOD INDUTS

SIMULATOR OUTPUTS

TABLE 10 SIMULATOR OUTPUTS

LED Light #	Function
01	Counting is Enabled
02	The Power Up Bit has been cleared and the com- mands have been downloaded.
03	Energized when the external power supply is out of tolerance.
04	Turns on when an error condition exists.
05 through 08	Indicates the HSC Preset Comparison States when switch 19 is "on".
08	Energized when number on BCD display is negative.
113 through 016	Reflects the HSC Outputs Preset Comparison Senses as determined by $CB = 35$.
017 through 032	Simulator LED Display.



	60 60 60 60 60 60	6 6 6 6 6 6 6 6 6 6	EEEEEEE EE EE EE EE EE EE EE EE EE EE E	E	
588988 5885885 58 58 58888 58888 58 58588 58 5	EEEEEEE EE EE EE EE EE EE EE EE EE EE E	RERERE RERERE RE RE RE RE RE RE RE RE RE	II II II II	EEEEEEE EE EE EE EE EE EE EE EE EEEEEEE	55555555 55 55 55 55 555555 55 555555 55 5555

588855	II	XX	×x
55555555	II	$\times \times$	ХX
SS	11	XX	XX
55	II	XX	XX
555555	II	XX	Х
55	II.	XX	XX
SS	II	XX	XX
SSSSSSSS	II	XX	XX
555555	II	XX	XX
45			

INST	RUCTION	SET:	EXTENDED			
	CP	aı u	2			
CPU	MEMORY	SIZE:	4096			
PROGRAM	MEMORY	SIZE:	434			
REGISTER	MEMORY	SIZE:	1024			

1 << RUNG o >>5 1 * The logic in this Demonstration Program is divided and ÷ * * prioritized to avoid the interlocking that would have ţ × ž been necessary otherwise. In the program the Reset × 1 * ţ * Command (CB = 1), activated by I1, is given the highest priority and the single command load, activated by III, 1 * is given the lowest priority. ÷ * × ÷ ł * ********************* 1 Start of Program]--+- F I << RUNG 1 >>+EN0 0F3-() L << RUNG $2 \rightarrow$ ÷ * * The program is initially set up to send the Discrete Command * * ÷ set to the High Speed Counter Module. (If the outputs associated 1 * ¥ * with the HSC are not cleared the last command downloaded will be : sent to the module repeatedly.) Also this allows specific commands × Ł to be activated by the toggle switch inputs on the I/O Simulator. * ! : * HSC Command Byte * 033 CmdByte : HSC 2nd Data Byte 049 DatByt2 ł * * ÷ * 1 * ** ł DatByt2 CmdByte 1 00049 00033 Const : Const MOVE 6 J-C A MOVE E]-()+ E A +00000 1+00000

*				
* * *	incomi	ng pulses)	power up the HSC counter is disabled (ignor . The following five rungs will enable the HSC outputs using the Discrete Command Set.	2 S.
* * * *	041 043 044 045 045	DatByt1 Dsct_11 Dsct_12 Dsct_13 Dsct_14	HSC 1st Data Byte/Discrete Bit 9_Enable co Discrete Data_HSC Output Bit 11/Output 1 E Discrete Data_HSC Output Bit 12/Output 2 E Discrete Data_HSC Output Bit 13/Output 3 E Discrete Data_HSC Output Bit 14/Output 4 E	nable nable nable
* *****	******	******	*************	*******
				DatBy DOO4
] NG 4		0	(
NO OP]			Dect_ 0004
<< RU	NG 5	>>		
NO OP	·]			Dsct_ 0004
<< RU	ING 6	>>		
NO OP]		5	Dsct 000-
<< RU	ING 7	22		
]			Dsct DOO4

I << RUNG **S** >> 1 1 * * Input 11 allows a single command (excluding Discrete Commands) * to be downloaded to the HSC card using R65 as Command Byte data 1 * * 1 * and R66 and R67 for the Data Bytes. * 5 * Load Single Command 111 Ld_Cmd * 1 CmdByte HSC Command Byte 033 ţ. * HSC 1st Data Byte/and 2nd Byte HSC 3rd Data Byte 041 DatByt1 * 5 * 057 DatByt3 £ * 0234 NoSngle If CB=0 Do Not Execute Single Command Ξ. × Srtch_1 R12 Scratch Register * Srtch_2 Scratch Register × 813 5 Command Byte For Single Command Load R65 SglLdCB × 1st and 2nd Data Bytes Single Cmd Load SglLd12 R66 5 ¥ R67 SglLd3 3rd Data Byte Single Command Load * 1 * ¥ :
 ch_2 SglLdCB
 Srtch_1 Srtch_2 Srtch_1 NoSngle

 013 R0045
 R0012 R0013 R0012 D0234

 B J-1 MOVE RIGHT B BITS J-1 A : B J---()
 Ld_Cmd Srtch_2 SgltdCB | IOO11 Const R0013 R0065 A 3----1 C--+ MOVE +00000 ۲ 9 >> I << RUNG /Ld_Emd NoSngle SglLdEB EmdByte SglLd12 DatByt1 SglLd3 DatByt3 : I0011 00234 R0065 00033 R0066 00041 R0067 00057 +--] [----]/[---[REG TO I/O]-[REG TO I/O]-[MOVE RIGHT 8 BITS]--) 1 << RUNG 10 >> 1 * When Input 10 is activated the Discrete Command "Return Counts per Time Base" (Bit 22) is issued. The number of counts per programmed time base are stored in R15 and R16. : * ¥ * 1 . * * Rt C/TB * 110 Return Counts per Time Base 5 HSC 1st Return Data Byte/and 2nd Byte HSC 3rd Return Data Byte 141 1stRtDB * 1 * 157 SrdRtDB 1 Discrete Data HSC Ouput Bit 22 * 054 Dsct_22 1 1st and 2nd Data Bytes_Counts/Time Base * R15 C/TB_12 * 1 * R16 C/TB_3 3rd Data Byte_Counts/Time Base ł * Dact_22 IRE CZTE : 10010 00054 ---- () +---] [---

1 ; << RUNG 11 >> (Rt_C/TB 1stRtDB) C/TB_12 SndRtDB C/TE_3 R0015 I0057 R0016 : IO010 IO041 +--] [---[A MOVE B]-L MOVE RIGHT & BITS]-()1 << RUNG 12 >> 1 * Input 9 uses the "Return Comparison States" to allow the S6 × ţ. CPU to energize outputs (Simulator LED Outputs 5 to 2). * * ł Return Preset Comparison States ţ. ¥ 19 Rt_CpSt ¥ 149 2ndRtDB HSC 2nd Return Data Byte 1 HSC Return Data_Input Bit 18 ţ 朱 150Rtrn_18 ł * 151 Rtrn_19 HSC Return Data_Input Bit 19, HSC Return Data_Input Bit 20 Rtrn_20 ţ * 152HSC Output 1 Preset Comparison State ! * 05 01CmpSt HSC Output 2 Preset Comparison State ł * 0£ O2CmpSt HSC Dutput 3 Preset Companison State ÷ * 07 03CmpSt HSC Dutput 4 Preset Comparison State 04CmpSt ł × 30 Discrete Data_HSC Output Bit 21 1 * 053 Dsct_21 業 1 - 我生活这次的这些来来我们的这些是一个,我们的一个,我们的这些人,我们的这些人,我们的这些人,我们的这些人,我们的这些人,我们的这些人,我们的这些人,我们就是这些人,我们 Dsct_21 IRL_CpSt 00053 1 10007 ---() 1 4 : << RUNG 13 >> 01CmpSt IRt_CpSt 2__RtDB : 10009 10049 80005 -(L)-ILATCH3 +---] [----] [---() ć) /Rt_CpSt 2__RtDB 1 10007 10049 ć. -) (UL) +---] [----] [---1 14 >> L << RUNG C2CmpSt IRt_CpSt Rtrn_18 10009 10050 20000 -(L) +---] [-----] [--------FLATCHJ ()() IRt_CpSt_Rtrn_18 1 10009 10050 (-) ---- (UL) +---] [-----]/[---1

```
1
: << RUNG 15 >>
                                                            O3CmpSt
IRt_CpSt_Rtrn_19
1 10009 10051
                                                             00007
+---] [-----] [-----
                                           ----[LAICH]-
                                                             ---(L)
                                                              ( )
                                                              ( )
IRt_CpSt Rtrn_19
10009 10051
                                                              <u>(</u>
                                                                )
                      +---] [-----]/[----
                                                             - (UL)
1 << RUNG 16 >>
                                                            04CmpSt
(Rt_CpSt_Rtrn_20)
1 10009 10052
                                                             00008
                                                     - CLATČHI
                                                             --(L)
-
                                                              ( )
IRt_CpSt Rtrn_20
                                                              ¢
                                                                )
: 10009 10052
                                                              Ć
                                                                ----- (UL)
+---] [-----]/[---
! << RUNG 17 >>
: *
                                                                  *
       This rung sets the default Return Data type to be the accumulate count register of the High Speed Counter.
1 *
: *
                                                                  ×
: *
                                                                  *
                        Return Freset Comparison States
i
 *
       19
              Rt_CpSt
                                                                  *
              Rt C/TB
                        Return Counts per Time Base
 *
       110
:
                        Discrete Data_HSC Output Bit 20
1
 *
       052
              Dsct_20
                                                                  ×.
                                                                  ×
: *
1
                                                             \texttt{Dsct_20}
IRt_CpSt Rt_C/TB
: 10009 10010
+--]/[----]/[--
                                                             60052
                                                        -----()
1
```

* * * *		nlatch the H	d 5 utilize the Discrete Commands to latc! Preset Comparison States of the four HSC	h
****	15 16 17 18 047 043 049 050	Dsct_18	Latch HSC Ouput 1 Latch HSC Ouput 2 Latch HSC Ouput 3 Latch HSC Ouput 4 Discrete DataHSC Output Bit 15 Discrete DataHSC Output Bit 16 Discrete DataHSC Output Bit 17 Discrete DataHSC Output Bit 18	0
atch_4 10008	ļ		***************************************	############ Dect D00
	4G 19			
.atch_3 10007 3 [5			Datf 000
<< RUN	√G _2¢	- >>		
atch_3 10006] [2			Dact 00(
<< RUM	4G 21	>>	2	
.atch_1 1000 5				Dsct DSC

L << RUNG 22 >>: * 1 * Input 4 will reset the accumulate count register in the HSC * ŧ * to its lower limit. * * 1 * Rst Accumulate Register To Lower Limit RstLoLm ! * 14 * * 051 Dsct_19 Discrete Data__HSC Output Bit 19 1 1 * * (RstLoLm Dact_19 : 10004 00051 +--] [------- () 1 << RUNG 23 >> 1 ł * Input 3 sends Command 5 (Abort Home Command) to the HSC. : * * * ! * IS. AbrtHme Abort Home Search : : * 033 CmdByte HSC Command Byte HSC 2nd Data Byte/and 3rd Data Byte DatByt2 049 1 * : * : * CmdByte DatByt2 |AbrtHme 00049 10003 00033 Const Const +---] [---+ MOVE B]-[A MOVE в ј-()1 +00005 +00000

```
1
: << RUNG 24 >>
1 *
       When Input 2 is on it performs multiple functions. In the
: *
       1st Scan after the input is actived Command 6 is issued to
 *
5
       clear the Power-Up Bit. In the 2nd Scan the Subroutine is
£
 ×
       activated which downloads the commands stored in the
1 *
       Register Table.
÷
 *
                     Clear Power Up Bit/Download Data to HSC
HSC Command Byte
 *
1
             Ld Cmds
| *
       12
       033
: *
             CmdByte
                       One Shot To Clear Power Up Bit
One Shot To Initiate Register Download
       0201
             C1PwrBt
ł.
 岽
       0202
 *
             InitDld
÷
1 *
                                                                    X
: *
C1 Pwr Bt
iLd Cmds
                                                               00201
1 10002
+--] [------
                                                              ---(05)
: << RUNG 25 >>
                     CmdByte
C1PwrBt
| D0201 Const
                     00033
A ]---1 [--+
                MOVE
                                                                 ( )
                      B ]-
       +00006
1 << RUNG 26 >>
                                                               InitDld
IC1FwrBt
00201
                                                               00202
                                                            ----- (05)
+--3/0--
1
```

1 << RUNG 27 >>ł 1 ł * * ! 0232 and 0231 are flags that are turned on when the last : * * register in the Register Table has been downloaded to the 1 HSC. When 0232 and 0231 are on the Subroutine ceases operation. 1 * ¥ ! InitD1d One Shot To Initiate Register Download **n**202 × t Register Download In Frogress ł × 0203 Dld On 0204 D1d Off Register Table Download Complete * 1 Flag 1_End Of Register Table 0231 EOTblei ţ. * 0232E0Tble2 Flag 2_End Of Register Table : * * R14 Srtch_3 Scratch Register 1 Reg_Ptr Fointer For Register Table B24 * 1 1 * * *********** D1d_Off (EUTble2 00204 : 00232 -- (OS) +---] [---5 1 :EOTble1: | 80231 | +---] [--+ ; << RUNG 28 >>Reg_Ptr D1d_On InitDld Const R0024 00203 1 00202 -ILATCHO --(L) 1---1 [---+ A MOVE B 3-+00000 (-) 1) Dld_Off ć 1 00204 6 -) (UL) +----- [----: << RUNG 29 >> Srtch_3 Dld_On Srtch_3 R0014 R0014 1 00203 Const Const ()+---] [---[MOVE B J-E DO SUB N REPS J-Α +00001 001 t

```
I << RUNG
        30 >>
*
                                                         *
ł.
      Toggle Switch Input 1 resets the Preset Registers, the
                                                         *
: *
      Discrete Commands, and the HSC Outputs. (The Power-Up
                                                         *
I.
 *
      Bit is also set when Command 1 is sent.)
                                                         *
ŝ.
 *
÷
 *
                                                         *
                 Reset the High Speed Counter Module
      I 1
          Reset
                                                         ж
;
 *
      033 EmdByte HSE Command Byte
t
 *
                                                         ¥
: *
1
 *
*****
                                                     ****
; Reset
                  CmdByte
: I0001 Const
                  00033
-+--] [---[ A
             MOVE
                    в 1-
                                                      £
                                                       )
      +00001
| << RUNG 31 >>
                                                       \rightarrow
                                                      Ć
+EN0 0F3-
: << RUNG 32 >>
¥
1 *
       Input 36 (Status Byte Bit 4) energizes 01 (Simulator LED
 *
                                                         *
1
      Ouput 1) whenever the HSC count is enabled.
                                                         *
 *
1
                                                         *
ł
 *
                     Status Byte Bit 4
            EnblBit
1
 *
       IEA
 *
       01
            CntEnb1
                     Counting Is Enabled
÷
                                                         ¥
1
 *
CntEnbl
:EnblBit
                                                     00001
: 10036
                                                 +--- [---
                                      -----
                   5
```

÷ I << RUNG 33 >>1 1 ł * After the Register Table is downloaded to the HSC and ÷ * the Fower-Up Bit has been cleared Simulator LED Duput 2 ł * * * is energized. : t * 134 FwrUpBt Status Byte Bit 2_Power Up Bit * Power Up Bit Clear & Download Complete DidCmpt 02 ł × 0203 Dld On Register Download Complete ł × 1 ¥ × DidEmpt (PwrUpBt Did_On 00002 : I0034 D0203 +--3/[----3/[---) + << RUNG 34 >> ł : * * This rung will turn off Simulator LED Duput 3 whenever * ţ * ł * the External Power Supply is out of tolerance. * * 1 * Status Byte Bit 3_Power Supply Status I35PS_Stat ţ * External Power Supply Status Indicator 03 Ext_PS 1 * 1 * 1 Est_PS IPS_Stat 00003 : 10035 +---3/[--------() t.

: << RUNG 35 >> 1 * When the "Return Data Type" input points indicate an error 5 * 1 × condition Simulator LED Output 4 turns on and the Simulator displays the error code. t ≭ ¥ ţ Status Byte Bit 6_Return Data Type Status Byte Bit 7_Return Data Type 1 178 DatTyp1 × t * 139 DatTyp2 Status Byte Bit S_Return Data Type I40 DatTyp3 1 * I41 1stRtDB HSC 1st Return Data Byte 1 莱 Error Condition Exists Error 1 * D4 017 SimDply Simulator BCD Display 1 × 1st & 2nd Data Bytes HSC Return Data B74 RtDta12 1 * ! * RtDta12 Error (DatTyp1 DatTyp2 DatTyp3) 10038 10039 10040 R0074 00004 Const MOVE B J---() +--3/[----]/[----] [---[A +00000 : << RUNG 36 >> RtDta12 RtDta12 SimDply DatTyp1 DatTyp2 DatTyp3 istRtDB R0074 R0074 B0017 10038 10039 10040 10041 +--]/[----]/[----] [---[MOVE RIGHT 8 BITS]-[BIN TO BCD]-() I << RUNG 37 >> 1 洧 This rung will energize Simulator LED Ouput 9 whenever * t * 1 * a negative accumulate count value is returned to the S6 ¥ CFU. × ÷. 1 * NumSign HSC Return Data_Input Bit 32/Sign Bit 164 1 * Number on Simulator Display is Negative 09 Neg_Num * t * **R17** Srtch_4 Scratch Register ł * * ********** 1 Neg_Num lNumSign Srtch_4 Srtch_4 Srtch_4 10064 Const R0017 R0017 R0017 Const 00009 A MOVE +---1 [---[B J-E A INV B LEN 3--------- (3 : +00000 001

1

38 >> ; << RUNG * After the "Invert" Instruction is executed on R17 this : * rung performs a sign extension on R75 to convert the 3 bytes * : * of HSC Return Data into 4 bytes of 56 Double Precision Data 1 × ł * (R74 and R75). The value in R74 is then converted to a positive 4 digit BCD number to be displayed on the I/O Simulator. 1 * ţ. * Status Byte Bit 6_Return Data Type Status Byte Bit 7_Return Data Type * IIS DatTyp1 * 139 DatTyp2 ł. Status Byte Bit 8 Return Data Type I40 DatTyp3 × ξ. 141 1stRtDB HSC 1st Raturn Data Byte 1 * HSC Return Data_Input Bit 32/Sign Bit NumSian ж $I \diamond 4$! Simulator BCD Display 尜 017 SimDply ÷. Srtch_4 E17 Scratch Register 1 * Scratch Register $\frac{1}{2}$ R18 Srtch_5 ÷ * 1st & 2nd Data Bytes HSC Return Data R74 RtDta12 t. * R75 RtDta3 3rd Data Byte HSD Return Data ! * 1 * ł RtDta3 NumSign Srtch_4 RtDta5 listRtDB RtDta12 3rdRtDB 10041 R0074 10057 R0075 10064 R0017 R0075 B 1----1 [----[MOVE LEFT 8 BITS 1- () +[1/0 10 REG]-[A MOVE 1 << RUNG - 39 >> INumSign 1stRtDB Srtch_5 I 10064 Const 10041 R0018 () +--] [---[A SUBX E = C] +00000 1 1 << RUNG 40 >> Srtch INumSign 1stRtDB - EC. 1 10064 10041 R0018 A ()MOVE В 3-+---]/[---[: << RUNG 41 (DatTyp1 DatTyp2 DatTyp3 Setch_5 SimDply) : 10038 10039 10040 R0018 00017 +--37[----]/[----]/[---[BIN TO BCD]-()1 << RUNG 42 >> ŝ ł 1 ()+[N0 OP]-

```
1
 << RUNG
         43 >>
Ł
    **********
1
 **
1
 ж
                                                                   *
 *
ł
                                                                   *
             BEGIN SUBROUTINE
                                           <<<<<<
                                                                   *
1
 *
1
 *
                                                                   *
 *
                                                                   *
1
ł
 *
       The remainder of the program is the subrouitine which performs
                                                                   *
       the actual loading of the HSC with the Command Data that is
÷
 *
       stored in the Register Table.
1
 *
 *
÷
 1
+[ENDSW]-
 << RUNG 44 >>
1
 **************
                                        ******
1
 ×
                                                                   *
       The "Table To Destination" Instruction in this rung moves
5
 *
                                                                   *
       the Command Byte pointed to by the pointer (R24) into R21.
1
 *
                                                                   *
       A check is performed by the instruction which energizes 0231
ŧ.
 ×
1
 *
       when the register pointer reaches the end of the Register
 *
       Table. If 0231 is on subroutine execution ends.
ł
1
 *
ł
 *
       0231
              ECTble1
                        Flag 1_End Of Register Table
                        Storage For Command Byte
Pointer For Register Table
       R21
              Stor_CB
 *
1
                                                                   ź
ţ
 ×
       R24
              Reg_Ftr
1
 *
                                                                   *
 ł
IReg_Ptr Stor_CB
I R0024 R0021
                                                              E0Tble1
                                                               00231
               Const
+ITABLE-TO-DEST
                 LEN3-
                                                              ----( )
1
                 040
```

*			of logic check for commands that do not	
×	require	any Data B	ytes.	
*				
*	0205	0_Dtcd	Zero Value In Register Detected	
*	0206	Cm01Dtd	Command 1 Detected	
*	0207	Cm02Dtd	Command 2 Detected	
*	0208	Cm04Dtd	Command 4 Detected	
*	0209	Cm05Dtd	Command 5 Detected	
*	0210	Cm06Dtd	Command 6 Detected	
×	0211	Cm48Dtd	Command 48 Detected	
*	0212	Cm49Dtd	Command 49 Detected	
*	0213	Cm50Dtd	Command 50 Detected	
*	0214	Em51Dtd	Command 51 Detected	
*	0215	Cm52Dtd	Command 52 Detected	
*	0216	Cm53Dtd	Command 53 Detected	
*	0217	Cm54Dtd	Command 54 Detected	
*	0218	Cm55Dtd	Command 55 Detected	
*	0217	Cm56Dtd	Command 56 Detected	
*	0220	Cm57Dtd	Command 57 Detected	
*	0221	Cm58Dtd	Command 58 Detected	
*	0222	Cm59Dtd	Command 59 Detected	
*	0223	Cm64Dtd	Command 64 Detected	
*	0224	Cm65Dtd Ca((Dtd	Command 65 Detected	
*	0225	Cm66Dtd	Command 66 Detected Command 67 Detected	
*	0226	Cm67Dtd	Command 68 Detected	
*	0227	Cm68Dtd		
* *	R21	Stor_CB	Storage For Command Byte Scratch Register	
л: Ж	R22	Srtch_7	Scratth Register	
	****	****	***************************************	******
արար դրվի դր	*****	ale de de de la caratería de de de de		
		Srtch 7 Sr	tch_7 Stor_CB	0_Dt
Const			0022 R0021	002
A	MOVE	B 1-C	A : B]	(
00000)			
<< RU	ING 46 >	·> /		
			tch_7 Stor_CB	CmO1
Const			R0022 R0021	D02
	MOVE	B]-E	A : B]	(
E A				
+00001				
	ING 47 >	->		
+00001	ING 47 >	-		C = 20
+00001		Srtch_7 Sr	tch_7 Stor_CB R0022 R0021	Cm02 002

L << RUNG 48 >> Srtch_7 Srtch_7 Stor_CB R0022 R0022 R0021 B J-[A : B]-----Cm04Dtd 4 00208 : Const -----() +E A MOVE :+00004 I << RUNG 49 >> 1 CmOSDtd Srtch_7 Srtch_7 Stor_CB R0022 R0022 R0021 B J-L A : B J-----: Const 00209 MOVE ----- () +E A (+00005 I << RUNG 50 >> 1 Srtch_7 Srtch_7 Stor_CB R0022 R0022 R0021 BJ-E A : BJ-65d60m2 3 00210 : Const ---() +E A MOVE 1+00005 51 >> : << RUNG Srtch_7 Srtch_7 Stor_CB R0022 R0022 R0021 B J-E A : B J-Cm48Dtd 1 00211 | Const ----() MOVE +[A 1+00048 I << RUNG 52 >>C:e49Dtd Srtch_7 Srtch_7 Stor_CB R0022 R0022 R0021 80212 l Const BJ-C A : +[A MOVE в]------() 1+00049 . 53 >> : << RUNG Srtch_7 Srtch_7 Stor_CB R0022 R0022 R0021 Cm50Dtd 1 00213 | Const В Ј-Е А : В Ј-----() + [A MOVE 1+00050 1 : << RUNG 54 >> Srtch_7 Srtch_7 Stor_CB R0022 R0022 R0021 Cm51Dtd . 00214 l Const B]-[A : B]-----() +C A MOVE +00051 1 I << RUNG 55 >> 1
 Srtch_7 Srtch_7 Stor_CB
 Cm52Dt

 R0022 R0022 R0021
 D0215

 B]-[A : B]------()
 Cm52Dtd ÷ 00215 | Const MOVE +[A 1+00052

;

: <	< RUNG	56 🖂	>	
+ [Const A 00053		Srtch_7 Srtch_7 Stor_CB R0022 R0022 R0021 B]-[A : B]	Cm53Dtd 00216 ()
i <	< RUNG	57 >>	>	
+ C	Const A 00054	MOVE	Srtch_7 Srtch_7 Stor_CB R0022 R0022 R0021 B]-[A : B]	Cm54Dtd 00217 ()
- ; <	< RUNG	58 >>		
+[Const A 20055		Srtch_7 Srtch_7 Stor_CB R0022 R0022 R0021 B J-E A : B J	Cm55Dtd 00218 ()
1 <	< RUNG	59 >)	>	
+[Const A 00056		Srtch_7 Srtch_7 Stor_CB R0022 R0022 R0021 B]+[A : B]	Cm56Dtd 00219 ()
{ <	< RUNG	6 0 >3		
+ [Const A 20057		Srtch_7 Srtch_7 Stor_CB R0022 R0022 R0021 B]-[A : B]	CmS7Dtd 80220 ()
	< RUNG	61 >:	, , , , , , , , , , , , , , , , , , ,	
·+ C	Const A 20058	MOVE	Srtch_7 Srtch_7 Stor_CB R0022 R0022 R0021 B J-C A : B J	Cn58Dtd D0221 ()
	< RUNG	62 ×	>	
+1	Const A 00059	MOVE	Srtch_7 Srtch_7 Stor_CB R0022 R0022 R0021 B J-[A : B J	Cm59Dtd 00222 ()
	< RUNG	63 ×	>	
+ C	Const A 00064	MOVE	Srtch_7 Srtch_7 Stor_CB R0022 R0022 R0021 B J-I A : B J	Cm64Dtd 00223 ()

```
1
: << RUNG
          64 >>
               Cm65Dtd
t
: Const
                                                                      00224
          MOVE
+E A
:+00065
I << RUNG
          65 >>
                Srtch_7 Srtch_7 Stor_CB
R0022 R0022 R0021
B J-[ A : B J-----
                                                                      Cm66Dtd
1
                                                                      00225
: Const
                                                                   ----()
+[ A
          MOVE
+00066
1
          66 >>
: << RUNG
1
                Srtch_7 Srtch_7 Stor_CB
R0022 R0022 R0021
B J-1 A : B J-----
                                                                      Cm57Dtd
1
                                                                       00225
: Const
                                                                      ---< >
          MOVE
+I A
+00067
1
          67 >>
L << RUNG
5
                Srtch_7 Srtch_7 Stor_CB
R0022 R0022 R0021
B ]-[ A : B ]-
                                                                       Cm68Dtd
i
                                                                       00227
/ Const
                                                                 -----()
+ C A
          MOVE
(+00068
                                                    ٠
```

00205	Cm01Dtd 00205	0_Dtcc 00228
	+] [+	()
	Cm02Dtd:	
	00207	
	+] [+	
	: I	
	(Cm04Dtd)	
	: 00208 ;	
	+] [+	
	; i	
	:Cm05Dtd:	
	: 80209 ;	
	+] [+	
	: :	
	[Cm06Dtd]	
	: 00210 :	
	+] [+	
	Cm4SDtd:	
	00211	
	+] [+	
		· · · · · · · · · · · · · · · · · · ·
	Cm49Dtd:	
	+] [+	
	ICm50Dtd:	*
	1 00213 1	
	+] [+	
	+J L+	

~

00205	Cm51Dtd 00214 +] [+	0_Dtcc 6022
	: ;	· · ·
	(Cm52Dtd)	
	: D0215 : +] [+	
] [+	
	(Cm53Dtd)	
	00216	
	+] [+	
	1 1	
	(Cm54Dtd)	
	00217	
	+] [+	
	l l lCm55Dtdl	
	1 00218	
	+	
	(Cm56Dtd)	
	: 00219 :	
	+] [+	
	(Cm57Dtd:	
	1 00220 1	
	+] [+	
	Cm58Dtd/	•
	+] [+	

<pre>if a Zero Data Byte Command is detected the Data Byte storage registers (R22and R23) are cleared. 2 205 0_RgVal Zero Value In Register Detected 20223 Cm64Dtd Command 64 Detected 20224 Cm65Dtd Command 65 Detected 20225 Cm68Dtd Command 66 Detected 20226 Cm67Dtd Command 68 Detected 20227 Cm68Dtd Command 68 Detected 20228 0_Dtcd1 Flag 1_Zero Data Byte Detected 20229 0_Dtcd2 Flag 2_Zero Data Byte Detected 20230 0_Dtcd3 Flag 3_Zero Data Byte Detected 20205 00212 Const R0022 Const R0023</pre>	¥.									(* 1
<pre>* 0205 0_RqVal Zero Value In Register Detected * 0223 Cm64Dtd Command 64 Detected * 0224 Cm65Dtd Command 65 Detected * 0225 Cm66Dtd Command 65 Detected * 0226 Cm67Dtd Command 67 Detected * 0227 Cm68Dtd Command 68 Detected * 0229 0_Dtcd2 Flag 1_Zero Data Eyte Detected * 0230 0_Dtcd3 Flag 3_Zero Data Eyte Detected * 0230 0_Dtcd3 Flag 3_Zero Data Eyte Detected * R22 Srtch 7 Scratch Register/Ist and 2nd Data Eytes * R23 Srd_DB Storage For 3rd Data Eyte * ***********************************</pre>	ĸ							a Byte		
<pre>* 0223 Cm64Dtd Command 64 Detected * 0224 Cm65Dtd Command 65 Detected * 0225 Cm64Dtd Command 66 Detected * 0226 Cm67Dtd Command 68 Detected * 0227 Cm64Dtd Command 68 Detected * 0229 0_Dtcd2 Flag 1_Zero Data Byte Detected * 0229 0_Dtcd2 Flag 3_Zero Data Byte Detected * 0230 0_Dtcd3 Flag 3_Zero Data Byte Detected * R22 Srtch_7 Scrtch Register/lst and 2nd Data Bytes * R23 3rd_DB Storage For 3rd Data Byte * ***********************************</pre>	K	storage	registers	s (R22ar	nd R23)	are clear	ed.			
<pre>* 0223 Cm64Dtd Command 64 Detected * 0224 Cm65Dtd Command 65 Detected * 0225 Cm64Dtd Command 66 Detected * 0226 Cm67Dtd Command 66 Detected * 0227 Cm68Dtd Command 68 Detected * 0229 0_Dtcd2 Flag 1_Zero Data Byte Detected * 0229 0_Dtcd2 Flag 2_Zero Data Byte Detected * 0220 0_Dtcd3 Flag 3_Zero Data Byte Detected * R22 Srtch_7 Scratch Register/lst and 2nd Data Bytes * R23 3rd_DB Storage For 3rd Data Byte * ***********************************</pre>	ĸ									
<pre>% 0224 Cm65Dtd Command 65 Detected % 0225 Cm65Dtd Command 66 Detected % 0226 Cm67Dtd Command 68 Detected % 0227 Cm68Dtd Command 68 Detected % 0228 0_Dtcd1 Flag 1_Zero Data Eyte Detected % 0229 0_Dtcd2 Flag 3_Zero Data Eyte Detected % 0223 0_Dtcd3 Flag 3_Zero Data Eyte Detected % 0230 0_Dtcd3 Flag 3_Zero Data Eyte Detected % R22 Srtch_7 Scratch Register/lst and 2nd Data Eytes % R23 3rd_DB Storage For 3rd Data Eyte % ************************************</pre>	ŧ						er Dete	cted		
<pre>* 0225 Cm66Dtd Command 66 Detected * 0226 Cm67Dtd Command 67 Detected * 0227 Cm68Dtd Command 68 Detected * 0229 0_Dtcd1 Flag 1_Zero Data Byte Detected * 0230 0_Dtcd2 Flag 2_Zero Data Byte Detected * R22 Srtch_7 Scratch Register/1st and 2nd Data Bytes * R23 3rd_DB Storage For 3rd Data Byte * ***********************************</pre>	K.									
<pre> 0226 Cm67Dtd Command 67 Detected 0227 Cm68Dtd Command 68 Detected 0228 0_Dtcd1 Flag 1_Zero Data Byte Detected 0229 0_Dtcd2 Flag 2_Zero Data Byte Detected 0230 0_Dtcd3 Flag 3_Zero Data Byte Detected R22 Srtch_7 Scratch Register/1st and 2nd Data Bytes R23 3rd_DB Storage For 3rd Data Eyte * *********************************</pre>	ĸ									
<pre>% 0227 Cm68Dtd Command 68 Detected % 0228 0_Dtcd1 Flag 1_Zero Data Byte Detected % 0229 0_Dtcd2 Flag 2_Zero Data Byte Detected % 0230 0_Dtcd3 Flag 3_Zero Data Byte Detected % R22 Srtch_7 Scratch Register/1st and 2nd Data Bytes % R23 3rd_DB Storage For 3rd Data Byte % ************************************</pre>	ĸ									
<pre>* 0228 0_Dtcd1 Flag 1_Zero Data Byte Detected * 0229 0_Dtcd2 Flag 2_Zero Data Byte Detected * 0230 0_Dtcd3 Flag 3_Zero Data Byte Detected * R22 Srtch_7 Scratch Register/1st and 2nd Data Bytes * R23 3rd_DB Storage For 3rd Data Eyte * ***********************************</pre>	ĸ									
<pre>% 0229 0_Dtcd2 Flag 2_Zero Data Byte Detected % 0230 0_Dtcd3 Flag 3_Zero Data Byte Detected % R22 Srtch_7 Scratch Register/lst and 2nd Data Bytes % R23 3rd_DB Storage For 3rd Data Byte % ***********************************</pre>	k .									
<pre>* 0230 0_Dtcd3 Flag 3_Zero Data Byte Detected * R22 Srtch_7 Scratch Register/ist and 2nd Data Bytes * R23 3rd_DB Storage For 3rd Data Byte ************************************</pre>	ĸ			-	· -					
<pre>% R22 Srtch_7 Scratch Register/1st and 2nd Data Bytes % % % % Dtcd Cm59ptd Srtch_7 3rd_DF D0205 D0222 Const R0022 Const R0023</pre>	ĸ									
<pre>% R23 3rd_DB Storage For 3rd Data Eyte % ***********************************</pre>	ĸ								Ť	
<pre>* ** ********************************</pre>	K.							d Data Byt	es -	
<pre>Deted Cm59Dtd Srtch_7 3rd_DF D0205 D0222 Const R0022 Const R0023 -1/[+-] [+[A MOVE B]-[A MOVE B] +00000 +00000 Cm64Dtd! D0223 +] [+ Cm65Dtd! D0224 +] [+ Cm66Dtd! D0225 +] [+ Cm67Dtd! D0226 +] [+</pre>	¥.	R23	3rd_DB	Stor	rage For	3rd Data	Byte			
Dtcd Cm59Dtd Srtch_7 3rd_DF 00205 D0222 Const R0022 Const R0023 -J/[+-] [+[A MOVE B]-[A MOVE B] +00000 +00000 Cm64Dtd D0223 +] [+ Cm65Dtd D0224 +] [+ Cm66Dtd D0225 +] [+ Cm67Dtd D0226 +] [+	*									
D0205 D0222 Const R0022 Const R0023 -]/[+-] [+[A MOVE B]-[A MOVE B] +00000 Cm64Dtd 00223 +] [+ Cm65Dtd 00224 +] [+ Cm66Dtd 00225 +] [+ Cm68Dtd 00226 +] [+ Cm68Dtd 00227	*****	*****	********	******	******	*****	*****	** *******	********	ŧж
D0205 D0222 Const R0022 Const R0023 -]/[+-] [+[A MOVE B]-[A MOVE B] +00000 Cm64Dtd! 00223 +] [+ Cm65Dtd! 00224 +] [+ Cm64Dtd! 00225 +] [+ Cm67Dtd! 00226 +] [+ Cm68Dtd! 00227	The second	0-5004-4			Contact 7			Tere - DP	0_I	0 +
-]/[+-] [+[A MOVE B] A MOVE B] (+00000 +00000) Cm64Dtd 00223 +] [+ Cm65Dtd 00224 +] [+ Cm66Dtd 00225 +] [+ Cm67Dtd 00226 +] [+			Const						o č	
<pre>+00000 +00000 Cm64Dtd! D0223 +3 [+ Cm65Dtd! D0224 +3 [+ Cm65Dtd! D0225 +3 [+ Cm65Dtd! D0226 +3 [+ Cm68Dtd! D0227</pre>				MOUE			MOVE			
Cm64Dtd 1 00223 +3 [+ 1 00224 +3 [+ 1 00225 +3 [+ 1 00226 +3 [+ 1 00226 +3 [+				NOVE	с <u>л</u>		HO AF	P]		`
<pre>: 00223 : +3 [+ :] :Cm65Dtd: ! 00224 : +3 [+ ! ! :Cm66Dtd: ! 00225 : +3 [+ ! ! :Cm68Dtd: ! 00227 :</pre>						+00000				
+] [+ 										
Cm65Dtd 00224 +1 C+ Cm66Dtd 00225 +1 C+ Cm67Dtd 00226 +1 C+ Cm68Dtd 00227										
<pre>1 00224 +3 [+ 1 1 [1 [1 [1 [1 [1 [1 [1 [1 [1</pre>		ቀj [+							
<pre>1 00224 +3 [+ 1 1 [1 [1 [1 [1 [1 [1 [1 [1 [1</pre>		i IEI (EDI-I	i ,							
+3 C+ 										
<pre>1 1 1 1 Cm66Dtd: 1 D0225 +] [+ 1 1 Cm67Dtd: 1 D0226 1 +] [+ 1 1 Cm68Dtd: 1 D0227 1</pre>										
<pre>! D0225 +] [+ ! Cm67Dtd! ! D0226 +] [+ ! ! Cm68Dtd! ! D0227 </pre>		+	+							
<pre>! D0225 +] [+ ! Cm67Dtd! ! D0226 +] [+ ! ! Cm68Dtd! ! D0227 </pre>		1	i							
+] [+ Cm67Dtd 00226 +] [+ Cm68Dtd 00227										
Cm67Dtd: 00226 +3 [+ Cm68Dtd: 1 00227										
Cm67Dtd: 1 D0226 +] L+ 1 Cm68Dtd: 1 D0227			+							
D0226 +] [+ Cm68Dtd: D0227			i							
+] [+ 										
Cm68Dtd 00227										
1 00227 1		+J [·	+							
1 00227 1										
+3 [+										
		+] [+							
(C_Dtcd1:										
(00228 (
+		+3 [+							
			7							
0_Dtcd2: 1 00229 1		三 ひ むた 二 通知								

: << RUNG 71 >> 1 * If the Command Byte is non-zero and is not a Zero Data Byte 1 * Command the following rung of logic moves the 1st and 2nd ! * Data Bytes out of the Register Table and into Data Byte ł * Storage Register R22. 1 * 1 * 0_RgVal Zero Value In Register Detected ! * 0205 0230 O_Dtcd3 Flag 3_Zero Data Byte Detected ÷ * Scratch Register/1st and 2nd Data Bytes Srtch_7 R22 **: *** R23 3rd_DB Storage For 3rd Data * 1 * *** 10 Dtcd 0_Dtcd3 Reg_Ftr Srtch_7 : 00205 00230 R0024 R0022 Const ć -+--]/[----]/[---[TABLE-TO-DEST LENJ--) 040 \langle < RUNG 72 >> ÷ * 1 * If the Command Byte is non-zero and is not a Zero Data Byte * 3 ¥ Command the 3rd Data Byte is transferred from the Register ۲ ł * Table to R23. If the pointer (R24) rests at the last register × * 1 * in the table 0232 is energized which terminates the download ÷ * * subroutine. 1 * * : × 0__RgVal 粘 0205 Zero Value In Register Detected 5 * Flag 3_Zero Data Byte Detected * 0230 O Dtcd3 1 * Storage For 3rd Data Byte * 3rd_DB R23 1 * * R24 Reg_Ptr Pointer For Register Table 1 ж ! * E0T51e2 10_Dtcd 0_Dtcd3 Reg_Ptr 3rd_DB 1 00205 00230 B0024 R0023 00232 Const ---- () +--- 1/[----- 1/[----[TABLE-TO-DEST LEN]-----040

```
73 >>
L << RUNG
: *
                                                                     *
       If the Command Byte is non-zero the Command located in
: *
                                                                     *
       R21 with data (R22 and R23) are downloaded to the HSC.
                                                                     *
:
 ×
                                                                     *
 *
1
                         HSC Command Byte
1
 *
       033
              CmdByte
 *
       041
              DatByt1
                         HSC 1st Data Byte/and 2nd Data Byte
1
                         HSC 3rd Data Byte
       057
              DatByt3
1
 ¥
: *
       R21
              Stor CE
                         Storage For Command Byte
              Srtch_7
                         Scratch Register/1st and 2nd Data Bytes
: *
       R22
: *
(0_Dtcd Stor_CB CmdByte Srtch_7 DatByt1 3rd_DB)
                                                 DatBytS
: 80205 R0021 80033 R0022 80041 R0023
                                                  00057
+--J/[---[ REG TO J/O J-[ REG TO I/O J-[ MOVE RIGHT 8 BITS J-
                                                                 0
                                                                   )
I << RUNG
          74 >>
+ENO OF'3-
                                                                  ()
          75 >>
< RUNG
: *
       If CB = 35 Simulator LED Duputs B13 to 016 are updated to reflect their corresponding Freset Comparison Senses.
1
 *
1
 *
: *
       013
              O1CmpSe
                         HSC Duput 1 Preset Comparison Sense
1
 *
                         HSC Ouput 2 Preset Comparison Sense
HSC Ouput 3 Preset Comparison Sense
              02CmpSe
 *
       014
!
1
  *
        015
               03CmpSe
              04CmpSe
                         HSC Duput 4 Preset Comparison Sense
 ×
       D16
:
                         HSC 2nd Data Byte/Bit 17
1
  ×
        049
               DatByt2
                         Discrete Data_HSC Output Bit 18
 *
        050
               Dsct_18
1
                         Discrete Data_HSC Output Bit 19
!
  *
        051
               Dsct_19
              Dact_20
                         Discrete Data_HSC Output Bit 20
1 *
       052
ſ
 *
        0205
               O_RgVa1
                         Zero Value In Register Detected
                         Flag 3_Zero Data Byte Detected
        0230
               0_Dtcd3
1
 *
                         If CE=35 Update Corresponding Outputs
        0233
              UpDtDut
ł
  *
1
 *
 1
                             Srtch_1 Srtch_1 Stor_CB
                                                                UpDtOut
10 Dicd
       0_Dtcd3
                             R0012 R0012 R0021 00233
B ]+[ A : B ]-----(0S)
                                                                00233
1 00205
        00230
               Const
+--]/[----[ A
                       MOVE
               +00035
1
```

<< RUNG 76 >> UpDtDut DatByt2 00233 00049][][]	01Стр 0001 LATCH3(L
UpDtOut DatByt2 00233 00049][]/[(((((UL
<< RUNG 77 >>	
UpDtOut Dsct_18 00233 00050] [3 [
UpDtOut Dsct_18	
<< RUNG 78 >>	
UpDtOut Dact_19	03Cnrp 000: ELATCH3C
UpDtOut Dsct_19 00233 00051][]/[
<< RUNG 79 >>	N
UpPtOut Dsct_20 00233	04Cmt B000. ELATCH3(1
UpDtOut Dsct_20 00233 00052	((((UL
<< RUNG 80 >>	

۲

+ CENDSWJ-+ CENDSWJ-+ CENDSWJ-

ł

ORDERING INFORMATION

Equipment

Circuit Board without Faceplate Faceplate Circuit Board with Faceplate

IC600YB827A IC600FP827A IC600BF827A

CATALOG NUMBER REVISION SUFFIX

The equipment listed above having the catalog numbers shown and the same equipment having a higher alpha suffix is designed for listing by UL for use as auxiliary control devices. The equipment is a direct replacement for equipment having the same catalog number but a lower alpha suffix.

The UL symbol on the nameplate means the product is listed by Underwriters Laboratories Inc. (UL Standard No. 508, Industrial Control Equipment, subsection Electronic Power Conversion Equipment.)

For further information, contact your local GE Fanuc sales office.

GE FANUC AUTOMATION NORTH AMERICA, INC., CHARLOTTESVILLE, VIRGINIA

Catalog Number

GEK-83545